Puranik, Proff. Vishal, (E & TC) Dept JSPM’s BSIOTR Wagholi, Pune, India

• International Journal of Computer (IJC) Vol. 30 No. 1 (2018) - Articles
  A New Reversible Design of Adder & Subtractor Using Reversible Logic Gates
  Abstract  PDF