**Hybrid domino XOR gate with dual threshold voltage transistors**

Milad Alizadeha\*, Sattar Mirzakuchakib

*aFaculty of Electrical, Biomedical and Mechatronics Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran*

 *bElectrical Engineering Department, Iran University of Science and Technology, Tehran, Iran*

*aEmail: Miladalizadeh993@gmail.com*

*bEmail: m\_kuchaki@lust.ac.ir*

**Abstract**

At the present time, in integrated circuit technology CMOS, low power design is an important subject in system design. In order to achieve this target, power consumption must be minimized. In this article two new domino XOR gates in 45nm technology are presented. First proposed circuits adopt hybrid transistor topology in the pull-down network with all transistors being low threshold voltages. A second proposed circuit adopts hybrid topology with dual threshold voltage transistors. By eliminating two input inverter and preventing the pulse flow to the output node during the precharge phase, power consumption in this circuit is reduced. First proposed circuit reduces active mode power consumption by 78.91% and 54.55% as compared to standard N-type domino XOR and P-type domino XOR.. Similarly, second proposed circuit reduces active mode power consumption by 81.43% and 59.98% as compared to standard N-type domino XOR and P-type domino XOR.

***Keywords:*** low power, domino XOR gate, evaluation phase, precharge phase.

1. INTRODUCTION

Low power has become main constrain for portable systems. These systems require more feature and high battery life time. The total power of the electronic circuit is the sum of static power, dynamic power and short circuit power [1]. In nanometer regimes, dynamic power consumption becomes significant contributor to over all power consumption [2], [3]. Hence, the reduction of power consumption is compulsory.

After studying various techniques in literature found that domino circuits require less power consumption than static circuits [4-6]. The operation of domino circuits is based on charging and discharging of output node capacitance. These circuits are applied for higher speed of the system [7]. The XOR is one of the most critical components of a processor, as it is used in the automatic logic unit (ALU).

------------------------------------------------------------------------

\* Corresponding author. Tel.:+989359579061.

E-mail address: miladalizadeh993@gmail.com.

Domino logic circuits are used in applications such as memory [8] microprocessor and digital logics [9] etc.

CMOS XOR has complex pull up and pull down networks, which results in high power consumption, large layout area, and low speed. Domino XOR has small layout area, low power consumption, and improved speed as compared to CMOS XOR [10].

Due to its superior performance and low power consumption, domino XOR is being used in many VLSI applications. Standard domino XOR gate requires two phase input signals, one is the original and the other is inverted signal. It needs additional inverters to meet the design requirements. The additional inverters not only increase the power consumption but also affect the performance of the circuit.

Power dissipation of the domino circuit is divided into three components [12]:

 (1)

: is Power dissipation of the device.

: is the power consumed during capacitance charging and discharging.

: is the total leakage power of the circuit and this power increases as the technology is scaled down.

: is the power dissipated when direct current flows from power supply to ground.

* 1. Dynamic Power Consumption

Dynamic power consumption is observed when the circuit is in its active mode. It means that this power is consumed in the process of transition, processing procedure or data transferring.

This part of the power can be modeled as a result of charging and discharging of capacitive nodes in consecutive cycles. Hence in one cycle the capacitors through a series of paths are charged and in the next cycle through other routes in ground orbit are discharged.

The dynamic power consumption is calculated from the following equation:

 (2)

: activity switching of the ith circuit node and a statistical parameter.

: power supply voltage, and : the seen capacitor in the ith circuit node.

In order to decrease this power in accordance with the formula, it is enough to reduce the amount of one or more of the parameters specified in the linkage. Except statistical parameter which is determined based on circuit activity and the number of switches in a period of the clock signal frequency, two other factors with the advancement of semiconductor technology components have been reduced. So that by shrinking the transistor channel length, the circuit node of the capacitor that depends on the length and width of the channel is reduced. In addition, due to the smaller size of transistors and failure issues in transistor links, the supply voltage should also reduce accordingly.

In this case, improvements in operation technology and smaller size of transistors also lead to increased speed and reduced power consumption caused by the switching. In fact, the scaling method of transistors in this case are significant. In these methods various techniques are used in sizing transistors to achieve the optimal capacitor in one side and optimized transistors currents on the other side to reach the lowest dynamic power consumption and highest speed digital integrated circuits.

* 1. Short Circuit Power Consumption

By considering the fact that MOSFET transistors do not work like ideal keys while shifting from connected mode to the disconnected mode and vice versa, they are in a state of semi-connected mode in which the lost power in transition process is called power consumption caused by short circuit.

For example, in an inverter circuit, once a transistor must be entirely disconnected and another transistor must be entirely connected: both transistors are turned on in which one transistor is connected to the power supply and the other one is connected to the ground circuit which causes power loss at a given instant.

Mathematical equation is as follows:

 (3)

 for domino logic gate is the contention current that flows between the evaluation network and pMOS keeper during evaluation mode. This power dissipation must be kept low for better operation of the domino circuit.

* 1. Leakage Power Consumption

Leakage Power Consumption is equal to multiplication of leakage current in power supply circuit voltage:

 (4)

Where is the combination of subthreshold and gate oxide leakage current.

In this article, we have used a combination of N-type and P-type transistors in the Pull Down network and have suggested switching-aware techniques to minimize the additional switching in which all transistors have low threshold voltage.

Then, the following topics will be discussed as follows:

In Section 2 describes the operation of the standard domino XOR circuit. In section 3, proposed circuits are discussed in details. In section 4, simulation & analysis are presented and in section 5 we will draw a conclusion.

1. STANDARD DOMINO XOR GATE

Domino logic is basically a dynamic logic circuit followed by a static inverter and having a capacitor as a load. The clock signal is used to control the operation of domino logic circuit [13]. The output of the dynamic logic circuit is stored in the parasitic capacitance which is located just before the static inverter [14]. The standard N-type domino XOR gate (DXN) is shown in Figure.1. M2 act as charge keeper. Pull down network consists of combination of n-type transistors. Here dynamic node gives XNOR gate logic and the output node gives XOR gate logic . Operation of the circuit (precharge and evaluation phase) depends on the state of clock signal. When clock is low, the circuit is in precharge phase. Dynamic node is charged to high voltage by the pull up transistor M1. Footer transistor M5 turns OFF to avoid short circuit current in the circuit. When clock is high, the circuit is in evaluation phase. M1 turns OFF and M5 turns ON. Discharging of dynamic node is decided by the combination of inputs of the circuit. If A=0, B= 1 or A=1, B= 0, dynamic node turns to low voltage and output node turns to high voltage. Output node remains low for the other input states.



Fig. 1.Standard N-type domino XOR gate (DXN). [15]

The standard p-type domino XOR gate (DXP) as shown in Figure.2[16]. M2 act as charge keeper. Pull up network consists of combination of p-type transistors. Working of the circuit is explained as follows: During precharge phase, charging of dynamic node depends on the combination of inputs. If A=0, B=0 or A=1, B=1, dynamic node is charged to high voltage and output node is discharged to low voltage. For other inputs state, output remains high. During evaluation phase dynamic node is discharged to low voltage and output node is charged to high voltage.



Fig. 2. Standard P-type domino XOR gate (DXP). [15]

P-type domino XOR gate has a great advantage as compared to N-type domino XOR. It effectively suppresses both subthreshold and gate oxide leakage current at the expense of speed. N-type domino circuit has higher speed and higher power consumption, and P-type domino circuit has lower speed and lower power consumption. Drawbacks of standard N-type or P-type is that the input signals must have two phases, original and its inverted signals. Extra inverters must be added in the circuit to get inverted signal of original signal. Adding inverter increases the extra power consumption and propagation delay which extremely affects the performance of the domino XOR gate.

1. PROPOSED DOMINO XOR GATE STRUCTURES

N-type transistors have high speed and P-type transistors have low power consumption. In the following suggested circuits, we will use the advantages of these two type transistors N and P together. Propagation of precharge pulse during precharge phase in standard domino logic circuit increases the switching activity at the dynamic node and output node. This increases the power consumption and output node is unstable. This problem is overcomes by proposed circuit1 and proposed circuit2. Proposed circuits minimize redundant switching at output node.

* 1. Proposed Circuit 1

This technique uses the combination of N-type and P-type transistor switches in the Pull Down network and using the dynamic node when the circuit is in precharge phase, the output circuit does not change as shown in Figure 3, Here all transistors low threshold voltage transistors. The drain of M2 is connected to the dynamic node and its source is connected to the gate of transistor M4. The gate of M2 is connected to M through inverter. The source of the M4 transistor is also connected to the M5 transistor. Using this technique, it avoid precharge pulse not to propagates to the output node. Operation of this circuit is explained by considering the input logic. When both input signals are low i.e. A=B=0 or A=B=1, dynamic node remains high regardless of operating phase and output node is kept low. When both input signals are at different logic state, i.e. A=0 and B=1 or A=1 and B=0, there are two different cases depending on the operating phase.

1) During evaluation phase, M5 turns on and M1 turns off, dynamic node and M node is discharge to ground. Transistor M3 turns on and charges the output node to VDD. M2 turns on due to low voltage at M node.M2 pass low dynamic voltage to the gate of M4, this turns off the M4.

2) During precharge phase, transistor M5 is off, pull up transistor M1 precharge the dynamic node and M node is charge to high voltage due to parasitic capacitance at this node. High voltage at M mode turns off the transistor M2, which turns off the M4 and it helps the output node to hold its previous value. In this circuit topology, output node is isolated from ground during precharge phase means it helps to avoid propagation of precharge pulse to the output node.

In the above offered circuit, there is no need to reverse the input signals. As a result, it occupies less layout area compared to the standard domino XOR gate N-type and P-type. In this circuit, the inverter and transistor M2 in the pre-charge phase disconnect the output from the circuit. This will cause the pre-charge phase if the input value is changed, the output does not change any more to avoid power wasting. Since additional inverters have been removed the input power is reduced too. Dynamic node gives XNOR and output node offers XOR logic.

 ⇒ (5)

 (6)



Fig. 3. Suggested domino XOR gate.

* 1. Proposed Circuit 2

Here all transistors that can be activated during precharge phase have high threshold voltage transistors and others have low threshold voltage transistors that determine the speed of this circuit. Subthreshold and gate oxide leakage current of all the high- transistors are lesser than low- transistor. In precharge mode, turning on the high- pull-up transistor. When clock is high, operation of this circuit is similar to previous technique.

1. SIMULATION RESULTS

In this section, we compare our proposed circuits with standard N-type Domino XOR gate (DXN) , standard P-type domino XOR gate (DXP), Hybrid domino XOR gate with low threshold voltage transistors (DXHL) as shown in Figure 4 and Hybrid domino XOR gate with dual threshold voltage transistors (DXHD). These circuits have been simulated using 45nm models in Hspice. 1GHz Frequency with 50% Duty Cycle is applied to all circuits. A load capacitance of 0.1pF is also considered. The supply voltage is equal to 0.8 V. The comparison is done in the same condition at room temperature. Figure 5 and Figure 6 shows input and output signals in the suggested circuits.



Fig. 4. Hybrid domino XOR gate with low threshold. [15]



Fig. 5. The signal input and output circuit 1



Fig. 6. The signal input and output circuit 2

Each of the circuits power consumption with different input combinations is measured in terms of micro-watt as displayed in Table 1. Furthermore, the reduction in power consumption compared to other circuits is shown in Table 2. According to Table 2, we see that the proposed circuit 2 power consumption compared to standard N-type Domino XOR gate (DXN) is lowered by 81.43%, standard P-type Domino XOR gate (DXP) is lowered by 59.98%, Hybrid domino XOR gate with low threshold voltage transistors (DXHL) is lowered by 41.29%, Hybrid domino XOR gate with dual threshold voltage transistors (DXHD) is lowered by 18.93% and proposed circuit 1 has decreased by 11.94%.

Table 1. COMPARISON OF POWER CONSUMPTION IN A CIRCUIT WITH DIFFERENT INPUTS

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| SuggestedCircuit2 | SuggestedCircuit1 | DXHD | DXHL | DXP | DXN | INPUT |
| 0.114 | 0.131 | 0.241 | 0.271 | 0. 212 | 0.349 | A=0B=0 |
| 13.19 | 14.98 | 16.27 | 22.47 | 32.96 | 71.05 | A=1B=0 |
| 13.19 | 14.98 | 16.27 | 22.47 | 32.96 | 71.05 | A=0B=1 |
| 0.0385 | 0.0298 | 0.0544 | 0.0423 | 0.0322 | 0.439 | A=1B=1 |

Table 2. PERCENTAGE OF POWER REDUCTION COMPARED TO OTHER CIRCUITS

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| SuggestedCircuit1 | DXHD | DXHL | DXP | DXN | INPUT |
| 12.97% | 52.69% | 57.93% | 46.22% | 67.33% | A=0B=0 |
| 11.94% | 18.93% | 41.29% | 59.98% | 81.43% | A=1B=0 |
| 11.94% | 18.93% | 41.29% | 59.98% | 81.43% | A=0B=1 |
| -29.19% | 29.22% | 8.98% | -19.56% | 91.23% | A=1B=1 |

Table 3. POWER DELAY PRODUCT (PDP) IN OTHER CIRCUITS

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| SuggestedCircuit 1 | DXHD | DXHL | DXP | DXN |
| 346.12 | 210.16 | 518.88 | 657.59 | 602.25 |

Table 4.A.C NOISE MARGIN OF FOUR XOR CIRCUITS

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| SuggestedCircuit 2 | SuggestedCircuit 1 | DXHD | DXHL | DXP | DXN |
| 0.58 | 0.56 | 0.56 | 0.52 | 0.48 | 0.45 V |

1. Conclusion

In this paper, two new domino XOR circuits are proposed in which by using a combination of N-type and P-type transistors could benefit from high-speed N-type and low power consumption P-type transistors together. In addition to reducing power consumption, we have reduced circuit layout area too. On the other hand we were able to make additional changes in the output node to minimize switching circuit which reduces the power consumption of the circuit.

 A proposed circuit adopts hybrid topology with dual threshold voltage transistors. The proposed circuits uses 45nm technology in HSPICE simulation software. Proposed circuit 2 reduces active mode power consumption by 81.43%, 59.98%, 41.29%, 18.93% and 11.94% as compared to standard N-type domino XOR, P-type domino XOR, DXHL, DXHD and proposed circuit 1. Proposed circuit reduces PDP by 69%, 71.61%, 64.02%, 11.18% and 46.07% as compared to standard N-type domino XOR, P-type domino XOR, DXHL, DXHD and proposed circuit 1. Proposed circuit increases A.C noise margin by 28.88%, 17.24%, 10.34%, 5.17% and 3.44% as compared to standard N-type domino XOR, P-type domino XOR, Hybrid domino XOR gate with low threshold voltage transistors, Hybrid domino XOR gate with dual threshold voltage transistors and proposed circuit 1.

In this paper, a new domino XOR circuit is proposed in which by using a combination of N-type and P-type transistors could benefit from high-speed N-type and low power consumption P-type transistors together. In addition to reducing power consumption, we have reduced circuit layout area too. On the other hand we were able to make additional changes in the output node to minimize switching circuit which reduces the power consumption of the circuit. The proposed circuit uses 45nm technology in HSPICE simulation software.

REFERENCES

[1] Sung-Mo Kang and Yusuf Leblebici, CMOS Digital Integrated Circuits- Analysis and Design, 3rd ed., Tata Mc Graw-Hill ed., pp. 115-129, 211-214, 2003.

[2] A. Bellaouar and M. I. Elmasry, “Low-power Digital VLSI Design: Circuits and Systems”, Kluwer Academic Publishers, 2nd ed, 1995.

[3] C. Cornelius, S. Koppe and D. Timmermann, "Dynamic Circuit Techniques in Deep Submicron Technologies: Domino Logic reconsidered," 2006 IEEE International Conference on IC Design and Technology, Padova, 2006, pp. 1-4.

[4] P. K. Verma, S. K. Singh, A. Kumar and S. Singh “Design and Analysis of Logic Gates Using Static and Domino Logic Technique”, International Journal of Scientific & Technology Research, June 2012, Vol. 1, No. 5, pp. 122-125.

[5] M. Kishor and J. P. Gyvez, “Threshold Voltage and Power-Supply Tolerance of CMOS Logic Design Families”, IEEE, 2000, pp. 349-357.

[6] S. Jia, S. Lyu, Q. Meng, F. Wu and H. Xu, “A New Low-Power CMOS Dynamic Logic Circuit”, IEEE conference on EDDSSC, 2013, Hong Kong.

[7] H. F. Dadgour and K. Banerjee, “A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic OR Gates”, IEEE Trans. on VLSI Systems, Nov. 2010, Vol. 18, No. 11, pp. 1567-1577.

[8] Dicleli M, Bruneau M. Seismic performance of single-span simply supported and continuous slab-on-girder steel highway bridges. Journal of Structural Engineering, ASCE; 121(10): 1497-1506, 1995.

[9] ASHTO. LRFD bridge design specifications (4th ed.). Washington (DC): American Association of State Highway and Transportation Officials; 2007.

[10] Chopra AK. Dynamics of structures: Theory and applications to earthquake engineering (2nd ed.), Prentice Hall, Englewood Cliffs, 2001.

[11] Computers and Structures, Inc. SAP2000, version 7.4, Integrated structural analysis and design software. Berkeley, CA; 2000.

[12] Nowka .K. J and Galambos .T (1998), “Circuit design techniques for a gigahertz integer microprocessor”, IEEE International Conference on Computer Design,pp.11-16.

[13] Neil H.E. Weste, David Harris,Principles of CMOS VLSI Design: A System Perspective,(3rd ed.)Addison-Wesley (2004).

[14] Tyler Thorp, Dean Liu, PradeepTrivedi,Analysis of blocking dynamic circuits,IEEE Transactions on VLSI Systems (2003), pp. 744-749.

[15] Kumar, Sujeet, et al. "Design and simulation of low power dynamic logic circuit using footed diode domino logic." Engineering and Systems (SCES), 2013 Students Conference on. IEEE, 2013.‏