Prasanth Varasala, Babulu Karapa, Kamaraju Maddu. Intelligent Clock Gating for FPGA-based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction. IJC [Internet]. 2024 Jul. 10 [cited 2025 Oct. 3];51(1):79-8. Available from: https://www.ijcjournal.org/InternationalJournalOfComputer/article/view/2238