Prasanth Varasala; Babulu Karapa; Kamaraju Maddu. Intelligent Clock Gating for FPGA-Based RISC Architectures: A Novel Approach to Switching Activity and Dynamic Power Reduction. IJC 2024, 51 (1), 79-89.